Next | Prev | Top | Contents | Index

Chapter 1: Physical and Virtual Memory


This chapter gives an overview of the management of physical and virtual memory in the MIPS® R4x00®, R8000(TM), and R10000(TM) processors. Access to physical devices is included in this topic, because device registers and bus attachments are accessed using physical memory addresses.

When you are designing a kernel-level driver, this information helps you understand the operation of the kernel functions that you call on, and the constraints on their operations. This information is only of academic interest if you intend to control a device from a user-level process.( See Chapter 3, "Device Control Software," for the difference between these two types of drivers.)

The following main topics are covered in this chapter.

Note: This chapter tells only enough about memory access and cache management to explain the rules of the driver/kernel interface. For complete details on the MIPS hardware processors, see the hardware manuals listed under "Additional Reading" on page xxxix.


Physical Address Space
Addresses of Memory and Devices
The 32-Bit Address Space
The 64-Bit Address Space
Device Driver Use of Memory

Next | Prev | Top | Contents | Index